

# **Powerline Communication Solution**

#### **Features**

- Integrated Powerline Modem PHY
- 2400 bps Frequency Shift Keying Modulation
- Powerline Optimized Network Protocol
- Integrates Data Link, Transport, and Network Layers
- Supports Bidirectional Half-Duplex Communication
- 8-bit CRC Error Detection to Minimize Data Loss
- I<sup>2</sup>C enabled Powerline Application Layer
- Supports I<sup>2</sup>C Frequencies of 50, 100, and 400 kHz
- Reference Designs for 110V to 240V AC, 12V to 24V AC/DC Powerlines
- Reference Designs Comply with CENELEC EN50065-1:2001 and FCC Part 15

### **Applications**

- Residential and Commercial Lighting Control
- Home Automation
- Automatic Meter Reading
- Industrial Control and Signage
- Smart Energy Management

#### **Functional Overview**

The CY8CPLC10 is an integrated Powerline Communication chip with the Powerline Modem PHY and Powerline Network Protocol Stack. This chip provides robust communication between different nodes on a Powerline.

#### **Powerline Transmitter**


The application residing on a host microcontroller generates messages to be transmitted on the Powerline. These messages are delivered to the CY8CPLC10 over an I<sup>2</sup>C serial link.

The Powerline Network Layer residing on the CY8CPLC10 receives these I<sup>2</sup>C messages and generates a Powerline Transceiver (PLT) packet. These packets are modulated by the FSK Modem and coupled with Powerline by the external coupling circuit.

#### **Powerline Receiver**

Powerline signals are received by the coupling circuit and demodulated by the FSK Modem PHY to reconstruct PLT packets. These PLT packets are decoded by the Powerline Network Protocol and then transferred to the external host microcontroller in an I<sup>2</sup>C format.

### **Logic Block Diagram**



### CY8CPLC10



### Contents

Functional Overview	1
Powerline Transmitter	1
Powerline Receiver	1
Logic Block Diagram	1
<b>Robust Communication using Cypress's PLC Solutio</b>	n 3
Detailed Description	3
Powerline Modem PHY	3
Powerline Network Protocol	4
CY8CPLC10 Memory Map	6
External Host Application	. 11
Target Applications	.13
Lighting Control	. 13
Smart Energy Management	. 14
Automatic Meter Reading	. 15
Industrial Signage	. 16
Pinouts	. 17
Electrical Specifications	. 19
Absolute Maximum Ratings	. 19
Operating Temperature	. 19
DC Electrical Characteristics	. 20
AC Electrical Characteristics	. 21
Packaging Information	. 23
Thermal Impedances	. 23
Capacitance on Crystal Pins	. 23
Solder Reflow Peak Temperature	. 23

Evaluation Tools	24
CY3272 HV Evaluation Kit	24
CY3273 LV Evaluation Kit	24
CY3210-MiniProg1	
CY3210-PSoCEval1	
CY3214-PSoCEvalUSB	
Development Tools	
CY3215-DK Basic Development Kit	25
Device Programmers	
Ordering Information	
Ordering Code Definitions	
Acronyms	
Acronyms Used	
Reference Documents	27
Document Conventions	27
Units of Measure	27
Numeric Conventions	
Glossary	28
Document History Page	
Sales, Solutions, and Legal Information	34
Worldwide Sales and Design Support	
Products	
DSoC Solutions	2/




# Robust Communication using Cypress's PLC Solution

Powerlines are one of the most widely available communication mediums for PLC technology. The pervasiveness of Powerlines also makes it difficult to predict the characteristics and operation of PLC products. Because of the variable quality of Powerline around the world, implementing robust communication over Powerline is an engineering challenge. Keeping this in mind, Cypress's PLC solution has been designed to enable secure and reliable communication over Powerlines. Cypress PLC features that enable robust communication over Powerline include:

- Integrated Powerline PHY modem with optimized filters and amplifiers to work with lossy high voltage and low voltage Powerlines.
- Powerline optimized Network Protocol that supports bidirectional communication with acknowledgement based signaling. In case of data packet loss due to bursty noise on the Powerline, the transmitter can retransmit data.
- The Powerline Network Protocol also supports 8-bit CRC for error detection and data packet retransmission.
- A Carrier Sense Multiple Access (CSMA) scheme, built into the Network Protocol, minimizes collisions between packet transmissions on the Powerline. This provides support for multiple masters and reliable communication on a bigger network.

### **Detailed Description**

Figure 1. CY8CPLC10 Internal Block Diagram



The CY8CPLC10 consists of two main functional components:


- Powerline Modem PHY
- Powerline Network Protocol

The user application resides on a host system such as  $PSoC^{\textcircled{\$}}$ , EZ-Color $^{\texttt{TM}}$ , or any other microcontroller. The messages generated by the application are communicated to the CY8CPLC10 over  $I^2C$  and processed by these functional components. The following sections present a brief description of each of these components.

#### **Powerline Modem PHY**


Figure 2. CY8CPLC10: FSK Modem PHY

#### **Powerline Communication Solution**



The physical layer of Cypress's PLC solution is implemented using an FSK modem that enables half duplex communication on a Powerline. This modem supports data rates up to 2400 bps.

Figure 3. CY8CPLC10: FSK Modem PHY Block Diagram





#### Transmitter Section

Digital data from the network layer is serialized by the digital transmitter and fed as input to the modulator. The modulator divides the local oscillator frequency by a definite factor depending on whether the input data is high level logic '1' or low level logic '0'. It then generates a sine wave at 133.3 kHz (Logic '0') or 131.8 kHz (Logic '1'), which is fed to the Programmable Gain Amplifier to generate FSK modulated signals. The logic '1' frequency can also be configured as 130.4 kHz for wider FSK bandwidth.

#### Receiver Section

The incoming FSK signal from the Powerline is input to a High Frequency (HF) Band Pass Filter that filters out-of-band frequency components and outputs filtered signal within the desired spectrum of 125 kHz to 140 kHz for further demodulation. The Mixer block multiplies the filtered FSK signals with a locally generated signal to produce heterodyned frequencies.

The Intermediate Frequency (IF) Band Pass Filters further remove out-of-band noise as required for further demodulation. This signal is fed to the correlator which produces a DC component (consisting of Logic '1' and '0') and a higher frequency component.

The output of the correlator is fed to an external Low Pass filter with a cut-off frequency of 7.5 KHz. The signal is then fed to the internal Low Pass Filter (LPF) that outputs only the demodulated digital data at 2400 baud and suppresses all other higher frequency components generated in the correlation process. The output of the LPF is digitized by the hysteresis comparator. This eliminates the effects of correlator delay and false logic triggers due to noise. The Digital Receiver deserializes this data and outputs to the Network Layer for interpretation.

#### Coupling Circuit Reference Design

The coupling circuit couples low voltage signals from CY8CPLC10 to the Powerline. The topology of this circuit is determined by the voltage on the Powerline and design constraints mandated by Powerline usage regulations.

Cypress provides reference designs for a range of Powerline voltages such as 110V AC, 240V AC, 12V DC, 12V AC, 24V DC, and 24V AC. The CY8CPLC10 is capable of data communication over other AC/DC Powerlines as well with the appropriate external coupling circuit. The 110V AC and 240V AC designs are compliant to the following Powerline usage regulations:


- FCC part 15 for North America
- EN50065-1:2001

#### **Powerline Network Protocol**

Cypress's Powerline optimized Network Protocol performs the functions of the data link, network, and transport layers in an ISO/OSI Equivalent Model.

Figure 4. CY8CPLC10: Powerline Network Protocol

Powerline Communication Solution



The Network Protocol implemented on the CY8CPLC10 chip supports the following features:

- Bidirectional half-duplex communication
- Master and slave as well as peer-to-peer network of Powerline nodes
- Multiple masters on Powerline network
- 8-bit logical addressing supports up to 256 Powerline nodes
- 16-bit extended logical addressing supports up to 65536 Powerline nodes
- 64-bit physical addressing supports up to 2<sup>64</sup> Powerline nodes
- Individual broadcast or group mode addressing
- Carrier Sense Multiple Access (CSMA)
- Full control over transmission parameters
  - □ Acknowledged
  - Unacknowledged
  - □ Repeated transmit
  - □ Sequence numbering

#### CSMA and Timing Parameters

■ CSMA: The protocol provides the random selection of a period between 85 and 115 ms (out of seven possible values in this range) in which the band in use detector must indicate that the line is not in use, before attempting a transmission. After completing a transmission when band-in-use is enabled for the system, the application should wait 125 ms before the next transmission.



■ Band-In-Use (BIU): A Band-In-Use detector, as defined under CENELEC EN 50065-1, is active whenever a signal that exceeds 86 dBuVrms in the range 131.5 KHz to 133.5 KHz is present for at least 4 ms. This threshold can be configured for different end-system applications not requiring CENELEC compliance. The modem tries to retransmit after every 85 to 115 ms when the Band is in use. The Transmitter times out after 1.1 seconds to 3 seconds (depending on the noise on the Powerline) and generates an interrupt to indicate that the transmitter was unable to acquire the Powerline.

#### Powerline Transceiver Packet

The Powerline Network Protocol defines a Powerline Transceiver (PLT) packet structure, which is used for data transfer between nodes across the Powerline. Packet formation and data transmission across the Powerline network is implemented internally in CY8CPLC10.

A PLT Packet is apportioned into a variable length header (minimum 6 bytes to maximum 20 bytes, depending on address type), a variable length payload (minimum 0 bytes to maximum 31 bytes), and a packet CRC byte.

This packet (preceded by a one byte preamble "0xAB") is then transmitted by the Powerline Modem PHY and the external coupling circuit across the Powerline.

The format of the PLT packet is shown in Table 1.

Table 1. Powerline Transceiver (PLT) Packet Structure

Byte Offset		Bit Offset							
	7	6	5	4	3	2	1	0	
0x00	SA Type	DA .	Туре	Service Type	RS	VD	Response	RSVD	
0x01	(8-bit L	ogica	al, 16-	Destinat bit Exten			s I or 64-bit Ph	nysical)	
0x02	Source Address (8-bit Logical, 16-bit Extended Logical or 64-bit Physical)							nysical)	
0x03	Command								
0x04	R	RSVD Payload Length							
0x05	Seq Num Powerline Packet Header CRC							eader	
0x06	Payload (0 to 31 Bytes)								
		Powerline Transceiver Packet CRC							

#### Packet Header

The Packet Header comprises the first six bytes of the packet when 1-byte logical addressing is used. When 8-byte physical addressing is used, the source and destination addresses each contain eight bytes. In this case, the header can consist of a maximum of 20 bytes. Unused fields marked RSVD are for future expansion and are transmitted as bit 0. Table 2 describes the PLT Packet Header fields in detail.

Table 2. Powerline Transceiver (PLT) Packet Header

Field Name	No. of Bits	Tag	Description
SA Type	1	Source Address Type	0 - Logical Addressing 1- Physical Addressing
DA Type	2	Destination Address Type	00 - Logical Addressing 01 - Group Addressing 10 - Physical Addressing 11 - Invalid
Service Type	1		0 - Unacknowledged Messaging 1 - Acknowledged Messaging
Response	1	Response	Not an acknowledgement or response packet     Acknowledgement or response packet
Seq Num	4	Sequence Number	Four bit Unique Identifier for each packet between source and destination
Header CRC	4		Four bit CRC Value. This enables the receiver to suspend receiving the rest of the packet if its header is corrupted

#### Payload

The packet payload has a length of 0 to 31 bytes. Payload content is user defined and can be read or written through I<sup>2</sup>C.

#### Packet CRC

The last byte of the packet is an 8-Bit CRC value used to check packet data integrity. This CRC calculation includes the header and payload portions of the packet and is in addition to the Powerline Packet Header CRC.

#### Sequence Numbering

The sequence number is increased for every new unique packet transmitted. If in acknowledged mode and an acknowledgment is not received for a given packet, that packet is re-transmitted (if TX\_Retry > 0) with the same sequence number. If in unacknowledged mode, the packet is transmitted (TX\_Retry + 1) times with the same sequence number.

If the receiver receives consecutive packets from the same source address with the same sequence number and packet CRC, it does not notify the host of the duplicate packet reception. If in acknowledged mode, it still sends an acknowledgment so that the transmitter knows that the packet was received.

#### Addressing

The logical address of the PLC node is set through software by the external host controller or by a remote node on the Powerline. The logical address can also be set through hardware with the 3-bit LOG\_ADDR (Logical Address) Port (for example, an on-board 3-bit DIP switch). However, it is overwritten when set in software. Every CY8CPLC10 chip also has a unique 64-bit physical address which can be used for assigning the logical addresses.



All the address pins are logically inverted, that is, applying a high voltage on these pins corresponds to writing a logic '0' and vice versa.

#### Group Membership

Group Membership enables the user to multicast messages to select groups. The CY8CPLC10 supports two types of group addressing.

- Single Group Membership: The Network protocol supports up to 256 different groups on the network in this mode. In this mode, each PLC node can only be part of a single group. For example, multiple PLC nodes can be part of Group 131.
- Multiple Group Membership: The Network protocol supports eight different groups in this mode and each PLC node can be a part of multiple groups. For example, a single PLC node can be a part of Group 3, Group 4, and Group 7at the same time.

Both these modes can also be used together for Group membership. For example, a single PLC node can be a part of Group 131 and also multiple groups such as Group 3, Group 4, and Group 7.

The Group membership ID for broadcasting messages to all nodes in the network is 0x00.

The Service Type is always set to Unacknowledgment Mode in Group Addressing Mode. This is to avoid Acknowledgment flooding on the Powerline during multicast.

#### CY8CPLC10 Memory Map

Table 3 gives the detailed CY8CPLC10 memory location information. This information can be used for application development on an external host controller. Several PLC Commands are instantiated from the Powerline Network Protocol based on which memory location is written.

Table 3. CY8CPLC10 Memory Map

Offset	Register Name	Access	7	6	5	4	3	2	1	0
0x00	INT_Enable	RW	INT_Clear	INT_Polarity	INT_UnableTo TX	INT_TX_ NO_ACK	INT_TX_ NO_RESP	INT_RX_ Packet_ Dropped	INT_RX_ Data_ Available	INT_TX_ Data_ Sent
0x01	Local_LA_LSB	RW			8 - bit Logical A	ddress/LSB fo	or extended	16-bit addre	ess	
0x02	Local_LA_MSB	RW			MSB	for extended	l 16-bit addre	ess		
0x03	Local_Group	RW				8-bit Group	Address			
0x04	Local_Group_ Hot	RW		One Hot End	oded (e.g. if byt	e = 0b000100	001, then me	mber of gro	oups #5 and #1	)
0x05	PLC_Mode	RW	TX_Enable	RX_Enable	Lock_ Configuration	Disable_ BIU	Rx_ Overwrite	Set_Ext_ Address	Promiscuous _MASK	Promiscuous _CRC_MAS _K
0x06	TX_Message_ Length	RW	Send_ Message	Res	served		Payl	oad_Lengt	h_MASK	
0x07	TX_Config	RW	TX_SA_ Type	TX_D	A_Type	TX_Service _Type		T	X_Retry	
80x0	TX_DA	RW		Remote Node Destination Address (8 bytes)						
0x10	TX_CommandID	RW				TX Comm	nand ID			
0x11	TX_Data	RW				TX Data (3	1 bytes)			
0x30	Threshold_Noise	RW	Reserved	Auto_BIU_ Threshold		Reserved		BIU_Threshold_Constant		
0x31	Modem_Config	RW	Reserved	TX_	Delay	Reserved	Modem_F SKBW_MA SK	Reserve d	Modem_B	PS_MASK
0x32	TX_Gain	RW		Res	served	•		Т	X_Gain	
0x33	RX_Gain	RW			Reserved				RX_Gain	
0x34-0x3F	Reserved	RW				Reser	ved			
0x40	RX_Message_ INFO	R	New_RX_ Msg	RX_DA_ Type	RX_SA_ Type		F	RX_Msg_Le	ength	
0x41	RX_SA	R			Remote	Node Source	Address (8	Bytes)		
0x49	RX CommandID	R	RX Command ID							
0x4a	RX_Data	R	RX Data (31 bytes)							
0x69	INT_Status	R	Status_Valu e_Change	Reserved	Status_BUSY	Status_TX_ NO_ACK	Status_TX NO_RESP	Status_ RX_Pack et_Dropp ed	Status_RX_ Data_Availab le	Status_TX_D ata_ Sent
0x6A	Local_PA	R	Physical Address (8 bytes), "0x6A -> MSB"							
0x72	Local_FW	R				Version N	lumber			

Document Number: 001-50001 Rev. \*K Page 6 of 34



Table 4 gives the description of the various fields outlined in Table 3 on page 6.<sup>[1]</sup>

**Table 4. Memory Field Description** 

Field Name	No. of Bits	Description
	INT_Enable Reg	gister (0x00) for the HOST_INT pin
INT_Clear	1	0 - INT Cleared (W) 1 - INT Triggered (Set Internally) Note: The user should set this bit to Logic 0 after reading the INT_Status register. This clears the INT_Status register, except for Status_RX_Packet_Dropped and Status_RX_Data_Available.
INT_Polarity	1	0 - Active High 1 - Active Low
INT_UnableToTX	1	Enable Interrupt for BIU Timeout and the Modem is unable to Transmit if Disable BIU = 0
INT_TX_NO_ACK	1	Enable Interrupt for no acknowledgment received if Service Type = 1 (Ack Mode)
INT_TX_NO_RESP	1	Enable Interrupt for No Response Received
INT_RX_Packet_Dropped	1	Enable Interrupt when RX Packet is dropped because RX Buffer is full.  Note: If there is a prior status change that hasn't been cleared (Status_Value_Change = '1') when an RX Packet is dropped, the HOST_INT pin will be asserted regardless of the value of this bit.
INT_RX_Data_Available	1	Enable Interrupt when RX buffer has new data.  Note: If there is a prior status change that hasn't been cleared (Status_Value_Change = '1') when a new message is received, the HOST_INT pin will be asserted regardless of the value of this bit.
INT_TX_Data_Sent	1	Enable Interrupt when TX data is sent successfully
	PLC	_Mode Register (0x05)
TX_Enable	1	0 - TX Disabled (Can send ACKs only) 1 - TX Enabled
RX_Enable	1	0 - RX Disabled (Can Receive ACKs only) 1 - RX Enabled
Lock_Configuration	1	0 - Allow Remote Access to change config (TX Enable, Ext Address, Disable BIU, Threshold Value, Logical Address, Group Membership) 1 - Lock Remote Access to change config
Disable_BIU	1	0 - Enables Band-In-Use 1 - Disables Band-In-Use
RX_Overwrite	1	0 - If RX Buffer is full, new RX Message is dropped 1 - If RX Buffer is full, new RX Message overwrites RX Buffer
Set_Ext_Address	1	0 - 8-bit Addressing Mode 1 - Extended 16-bit Addressing Mode Note: This mode should be the same in all the devices in the network
Promiscuous_MASK	1	0 - Drops the RX Message if Destination Address does not match the Local Address 1- Ignores Destination Address match and accepts all CRC-verified RX Messages
Promiscuous_CRC_MASK	1	0 - Drops the RX Message if the 8-bit packet CRC fails 1- Ignores the 8-bit packet CRC and accepts all RX Messages if Destination Address matches Local Address
	TX_Mess	age_Length Register (0x06)



Table 4. Memory Field Description (continued)

Field Name	No. of Bits	Description		
Send_Message	1	0 - Transmitter is idle. Automatically cleared after each Transmit 1 - Triggers the Transmit to send message in TX Data across Powerline Note: The registers TX Config, TX Destination Address, TX Command ID and TX Data need to be set before the user sets this bit to Logic 1		
Payload_Length_MASK	5	5-bit value for variable payload length. The payload length can vary from 0 to 31.		
	TX_Config Reg	gister(0x07.)		
TX_SA_Type	1	0 - Logical Address 1 - Physical Address		
TX_DA_Type	2	00 - Logical Address 01 - Group Address 10 - Physical Address 11 - Invalid		
TX_Service_Type	1	0 - Unacknowledgement mode 1 - Acknowledgement Mode		
TX_Retry	4	4-bit value for variable TX Retry Count		
	TX_DA Register	(0x08 - 0x0F)		
8-bit Logical Address		0x08		
16-bit Logical Address		0x08 - LSB 0x09 - MSB		
64-bit Physical Address		0x08 - MSB     0x0F - LSB		
	Threshold_Noise			
Auto_BIU_Threshold	1	0 - Auto Set Threshold is disabled 1 - Auto Set Threshold is enabled. This state overrides the Threshold Values in Register 0x30.		
BIU_Threshold_Constant 3		000 - 70 dBuVrms 001 - 75 dBuVrms 010 - 80 dBuVrms 011 - 87 dBuVrms (default) 100 - 90 dBuVrms 101 - 93 dBuVrms 110 - 96 dBuVrms 111 - 99 dBuVrms		
	Modem_Config F	Register (0x31)		
TX_Delay 2		00 - 7 ms 01 - 13 ms 10 - 19 ms 11 - 25 ms		
Modem_FSK_BW_MASK	1	0 - Logic '0' - 133.3 kHz Logic '1' - 131.8 kHz 1 - Logic '0' - 133.3 kHz Logic '1' - 130.4 kHz		
Modem_BPS_MASK 2		00 - 600 bps <sup>[1]</sup> 01 - 1200 bp <sup>[1]</sup> 10 - 1800 bps 11 - 2400 bps (default)		
	TX_Gain Reg	ister (0x32)		



Table 4. Memory Field Description (continued)

Field Name	No. of Bits	Description		
TX_Gain	4	The following values are the output AC voltage swing for the given settings:  0000 - 55 mVp-p  0001 - 75 mVp-p  0010 - 100 mVp-p  0011 - 125 mVp-p  0100 - 180 mVp-p  0101 - 250 mVp-p  0110 - 360 mVp-p  0111 - 480 mVp-p  1000 - 660 mVp-p  1001 - 900 mVp-p  1010 - 1.25 Vp-p  1011 - 1.55 Vp-p (default)  1100 - 2.25 Vp-p  1111 - Reserved		
	RX_Gain Reg	jister (0x33)		
RX_Gain	3	The following values are the minimum RX input sensitivity for the given settings: $000 - 5 \text{ mVrms (default)} \\ 001 - 5 \text{ mVrms} \\ 010 - 2.5 \text{ mVrms} \\ 011 - 1.25 \text{ mVrms} \\ 100 - 600 \text{ \mu\text{Vrms}} \\ 101 - 350 \mu\text{Vrms} \\ 111 - 125 \mu\text{Vrms} \\ 111 - 125 \mu\text{Vrms}$		
	RX_Message_INF0	D Register (0x40)		
New_RX_Msg	1	0 - No Packet received 1 - New Packet received Note: User sets this bit to Logic 0 after reading the RX Message. This allows the device to receive a new RX message. This also clears the Status_Value_Change, Status_RX_Packet_Dropped, and Status_RX_Data_Available bits in the INT_Status register.		
RX_DA_Type	1	0 - Logical / Physical Addressing 1 - Group Addressing		
RX_SA_Type	1	0 - Logical Address 1 - Physical Address		
RX_Msg_Length	5	5-bit value for variable payload length. The payload length can vary from 0 to 31.		
	RX_SA Register	(0x41 - 0x48)		
8-bit Logical Address		0x41		
16-bit Logical Address		0x41 - LSB 0x42 - MSB		
64-bit Physical Address	INT_Status Re	0x41 - MSB   0x48 - LSB gister (0x69)		
Status_RX_Data_Av	ser sets INT_Clear to Logic 0, every bit i railable) will be cleared to Logic 0. Wher	in this register (except Status_RX_Packet_Dropped and the user sets New_RX_MSG, the Status_Value_Change, Data_Available bits will be cleared to Logic 0.		



### Table 4. Memory Field Description (continued)

Field Name	No. of Bits	Description
Status_Value_Change	1	0 - No Change 1 - Change
Status_BUSY	1	0 - No BIU Timeout 1 - BIU Timeout or transmission is attempted when TX_Enable = 0
Status_TX_NO_ACK	1	If Service Type = 1 (ACK Mode) 0 - ACK Received (when TX Data sent = 1) 1 - No ACK received (when TX Data sent = 0) Note: The timeout window for receiving the ACK is 500ms
Status_TX_NO_RESP	1	0 - Response Received (when TX Data sent = 1) 1 - No Response Received (when TX Data sent = 0) Note:The timeout window for receiving Responses is 1.5s
Status_RX_Packet_Dropped	1	If RX Overwrite = 0 0 - No RX Packet is dropped 1- RX Packet is dropped because RX Buffer is full
Status_RX_Data_Available	1	0 - No new data available in RX buffer 1- RX buffer has new data available
Status_TX_Data_Sent	1	0 - No TX data sent 1- TX data sent successfully

Page 10 of 34 Document Number: 001-50001 Rev. \*K

Note
1. To ensure that the receiver has sufficient time to start up and read the first byte, the transmit delay parameter (Modem\_TXDelay) should be set to >= 18 ms for 600 bps and >= 12 ms for 1200 bps. For 1800 bps and 2400 bps, the delay can be set to any value.



#### **External Host Application**

The application residing on the external host microcontroller has direct access to the local PLC memory over I<sup>2</sup>C. The I<sup>2</sup>C communication enables the host controller to instantiate several PLC functions by reading or writing to the appropriate memory locations in the PLC chip. Thus the host application can configure the CY8CPLC10, read status and configuration information, and transmit data to remote Powerline nodes. Refer to CY8CPLC10 application note (AN52478 http://www.cypress.com) on how to build a PLC command set using the CY8CPLC10 memory map. The device has a dedicated pin (I2C ADDR) for selecting the I2C slave address while communicating with the external controller. The two I<sup>2</sup>C slave addresses available are 0x01 and 0x7A.

#### Remote Commands

In addition to sending normal data over the Powerline, the CY8CPLC10 can also send (and request) control information to (and from) another node on the network. The type of remote command to transmit is set by the TX\_CommandID register and when received, is stored in the RX\_CommandID register.

When a control command (Command ID = 0x01 - 0x08 and 0x0C - 0x0F) is received, the protocol automatically processes the packet (if Lock\_Configuration is '0'), responds to the initiator, and notifies the host of the successful transmission and reception.

When the send data command (ID 0x09) or request for data command (ID 0x0A) is received, the protocol replies with an acknowledgment packet (if TX\_Service\_Type = '1'), and notifies the host of the new received data. If the initiator does not receive

the acknowledgment packet within 500 ms, it notifies the host of the 'no acknowledgment received' condition.

When a response command (ID 0x0B) is received by the initiator within 1.5s of sending the request for data command, the protocol notifies the host of the successful transmission and reception. If the response command is not received by the initiator within 1.5s, it notifies the host of the no response received condition.

The host is notified by updating the appropriate values in the INT\_Status register (including Status\_Value\_Change) and asserting the HOST\_INT pin (if the corresponding bit is set in the INT\_Enable register).

The command IDs 0x30-0xff can be used for custom commands that will be processed by the external host (for example, set an LED color, get a temperature/voltage reading).

The available remote commands are described in Table 5 with the respective Command IDs.

#### EEPROM Back Up for Remote Reset

The device also has an EEPROM to back up Memory Registers 0x00-0x05 and 0x30-0x33. When the device is reset remotely by the SetRemote\_Reset command (described in Table 5), it clears its memory map and loads from the EEPROM and returns to idle mode.

**Table 5. Remote Commands** 

Cmd ID	Command Name	Description	Payload (TX Data)	Response (RX Data)
0x01	SetRemote_TXEnable	Sets the TX Enable bit in the PLC Mode Register. Rest of the PLC Mode register is unaffected	0 - Disable Remote TX 1 - Enable Remote TX	If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied)
0x02	SetRemote_Reset	Reset the Remote Node Configuration	None	If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied)
0x03	SetRemote_ExtendedAddr	Set the Addressing to Extended Addressing Mode	0 - Disable Extended Addressing 1 - Enable Extended Addressing	If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied)
0x04	SetRemote_LogicalAddr	Assigns the specified logical address to the remote PLC node	If Ext Address = 0, Payload = 8-bit Logical Address If Ext Address = 1, Payload = 16-bit Logical Address	If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied)
0x05	GetRemote_LogicalAddr	Get the Logical Address of the remote PLC node	None	If Remote TX Enable = 0, Response = None If Remote TX Enable = 1, {If Ext Address = 0, Response = 8-bit Logical Address If Ext Address = 1, Response = 16-bit Logical Address}

Document Number: 001-50001 Rev. \*K Page 11 of 34



 Table 5. Remote Commands (continued)

Cmd ID	Command Name	Description	Payload (TX Data)	Response (RX Data)
0x06	GetRemote_PhysicalAddr	Get the Physical Address of the remote PLC node	None	If Remote TX Enable = 0, Response = None If Remote TX Enable = 1, Response = 64-bit Physical Address
0x07	GetRemote_State	Request PLC_Mode Register content from a Remote PLC node	None	If Remote TX Enable = 0, Response = None If Remote TX Enable = 1, Response = Remote PLC Mode register
0x08	GetRemote_Version	Get the Version Number of the Remote Node	None	If TX Enable = 0, Response = None If TX Enable = 1, Response = Remote Version register
0x09	SendRemote_Data	Transmit data to a Remote Node.	Payload = Local TX Data	If Local Service Type = 0, Response = None If Local Service Type = 1, Response = Ack
0x0A	RequestRemote_Data	Request data from a Remote Node	Payload = Local TX Data	If Local Service Type = 1, Response = Ack Then, the remote node host must send a ResponseRemote_Data command. The response must be completely transmitted within 1.5s of receiving the request. Otherwise, the requesting node will time out.
0x0B	ResponseRemote_Data	Transmit response data to a Remote Node.	Payload = Local TX Data	None
0x0C	SetRemote_BIU	Enables/Disables BIU functionality at the remote node	0 - Enable Remote BIU 1 - Disable Remote BIU	If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied)
0x0D	SetRemote_ThresholdValue	Sets the Threshold Value at the Remote node	3-bit Remote Threshold Value	If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied)
0x0E	SetRemote_GroupMembership	Sets the Group Membership of the Remote node	Byte0 - Remote SIngle Group Membership Address Byte1-Remote Multiple Group Membership Address	If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied)
0x0F	GetRemote_GroupMembership	Gets the Group Membership of the Remote node	None	If Remote TX Enable = 0, Response = None If Remote TX Enable = 1, Response = Byte0 - Remote SIngle Group Membership Address Byte1- Remote Multiple Group Membership Address
0x10 - 0x2F	Reserved			
0x30 - 0xFF	User Defined Command Set			



### **Target Applications**

### **Lighting Control**

CY8CPLC10 enables control of incandescent, sodium vapor, fluorescent, and LED lighting fixtures over existing Powerlines. Cypress's Powerline communication solution easily integrates with wall-switch dimmers and lamp and appliance modules, enabling on and off, dimming, color mixing, and tunable white light control. The CY8CPLC10 can control individual or a group of lighting fixtures in a home or a commercial building. Elaborate lighting scenes can be created using application software. Household lighting fixtures can also be programmed to turn on and off at user defined intervals using a PC based Graphical User Interface.





Figure 5. Powerline Communication for Home Lighting







#### **Smart Energy Management**

Using the CY8CPLC10, individual panels in a solar array can transmit diagnostic data over the existing DC powerlines. An Array Diagnostic Unit Controller can communicate with individual solar panels to probe specific diagnostic information. When the diagnostic data is collected by the controller, it is transmitted across the Powerline to a data monitoring console. This makes it possible to acquire and transmit real time data regarding energy output of individual panels to the array controller and subsequently even to a solar farm control station over the Powerline.

Block diagram of solar array diagnostic unit Block diagram of solar array diagnostic unit From То **-**₩ Powerline Powerline 220V AC 400V-800V 400V-600V DC DC Solar array diagnostic unit Solar panel Diagnostic unit DC Powerline Solar panel

Figure 7. Powerline Communication for Smart Energy Management (Solar Diagnostics)



#### **Automatic Meter Reading**

The CY8CPLC10 can be designed in electric meters in household and industrial environments to transmit power usage information to a centralized billing system. The Cypress Powerline communication solution is ideally suited to handle multiple data sources because of the in-built Network Protocol Stack that enables individual addressing of multiple nodes on the same Powerline. In physical addressing mode, up to 2<sup>64</sup> power meters can transmit usage statistics to the local billing center. Application Layer software can be used to provide real time usage statistics to a customer. Energy utilities can improve customer service and control meter reading costs, especially in areas where accessing meters is difficult or unsafe, while making the invoicing process more efficient.




Figure 8. Powerline Communication for Automatic Meter Reading



### **Industrial Signage**

An entire array of new convenience and advanced control features are available in automobiles today. It is projected that a high feature content car cannot have enough space to contain multiple wiring segments and connectors without compromising power loss and safety. One solution is to reduce the number of cables by using existing Powerline as the transmission medium of digital control signals. The CY8CPLC10 enables control of Automotive LED strobe, beacon, tail lights, and indicators over the existing direct current (DC) 12V to 42V battery Powerline. Combined with Cypress's EZ-Color lighting solution, dimming and color mixing of LED based automotive lighting fixtures in applications such as mobile LED displays is possible.

Block diagram of automobile lighting fixture

Coupling Circuit Coupling Coupling Circuit Co

Figure 9. Powerline Communication for Industrial Signage



### **Pinouts**

Figure 10. CY8CPLC10 28-Pin SSOP




Table 6. Pin Definitions

Pin Number	Pin Name	I/O	Description
1	RX_LED	Output	RX Indicator LED
2	RSVD	Reserved	Reserved Pin <sup>[2]</sup>
3	FSK_OUT	Analog Output	Analog FSK Output. This signal is coupled to the powerline through an external coupling circuit
4	CLKSEL	Input (Internal Pull up)	FSK Modem Clock Source Select Logic '0' – External Clock Oscillator (EXTCLK) selected Logic '1' – External Crystal (XTAL_IN, XTAL_OUT) selected Note: The external crystal (XTAL_IN, XTAL_OUT) is always required for the protocol timing.
5	TX_SHUTDOWN	Output	Output to Disable external transmit circuitry during Receive Mode. Logic '0' - When the Modem is transmitting Logic '1' - When the Modem is not transmitting
6	LOG_ADDR_0	Input (Internal Pull up)	Connected to the Least Significant Bit of the 3-bit Logical Address. This is an inverted pin; applying a high voltage on this pin corresponds to writing a logic '0' and vice versa.
7	LOG_ADDR_1	Input (Internal Pull up)	Connected to the 2nd Most Significant Bit of the 3-bit Logical Address. This is an inverted pin; applying a high voltage on this pin corresponds to writing a logic '0' and vice versa.
8	LOG_ADDR_2	Input (Internal Pull up)	Connected to the Most Significant Bit of the 3-bit logical address. This is an inverted pin; applying a high voltage on this pin corresponds to writing a logic '0' and vice versa.
9	RSVD	Reserved	Reserved pin <sup>[2]</sup>
10	I2C_SCL	Input	I <sup>2</sup> C Serial Clock
11	I2C_SDA	Input/Output	I <sup>2</sup> C Serial Data

#### Note

<sup>2.</sup> Reserved pins must be left unconnected.



Table 6. Pin Definitions (continued)

Pin Number	Pin Name	I/O	Description			
12	XTAL_STABILITY	Input/Output	External Crystal Stability. Connect a 0.1 uF capacitor between the pin and VSS.			
13	XTAL_IN	Input	External Crystal Input. This is the input clock from an external crystal oscillator. This crystal is always required for protocol timing.			
14	Vss	Ground	Ground			
15	XTAL_OUT	Output	External Crystal Output. This pin is used along with XTAL_IN to connect to the external oscillator. This crystal is always required for protocol timing.			
16	TX_LED	Output	TX Indicator LED			
17	EXTCLK	Input	Optional external 24 MHz clock oscillator input for PLC modem.			
18	BIU_LED	Output	BIU Indicator LED			
19	RESET	Reset	Reset Pin			
20	RXCOMP_OUT	Analog Output	Analog Output to the external Low Pass Filter circuitry.			
21	RXCOMP_IN	Analog Input	Analog Input from the external Low Pass Filter circuitry			
22	AGND	Ground	Analog Ground. Connect a 1.0 uF capacitor between the pin and VSS.			
23	HOST_INT	Output	Interrupt Output to Host Controller. Polarity and enable are configured by the INT_Enable register.			
24	RSVD	Reserved	Reserved Pin <sup>[2]</sup>			
25	RSVD	Reserved	Reserved Pin <sup>[2]</sup>			
26	I2C_ADDR	Input (Internal Pull up)	Set I2C Slave Address. When high - Slave Address '0x01' When low - Slave Address '0x7A'			
27	FSK_IN	Input	Analog FSK Input.This is the input signal from the Powerline.			
28	VDD	Power	Supply Voltage. 5V ± 5%			



### **Electrical Specifications**

This section presents the DC and AC electrical specifications of the CY8CPLC10 PLC device. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at <a href="http://www.cypress.com">http://www.cypress.com</a>.

### **Absolute Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

**Table 7. Absolute Maximum Ratings** 

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage Temperature	-55	25	+100	°C	Higher storage temperatures reduces data retention time. Recommended storage temperature is +25°C ± 25°C. Extended duration storage temperatures above 65°C degrades reliability.
T <sub>BAKETEMP</sub>	Bake Temperature	П	125	See package label	°C	
T <sub>BAKETIME</sub>	Bake Time	See package label	Ι	72	Hours	
T <sub>A</sub>	Ambient Temperature with Power Applied	-40	_	+85	°C	
Vdd	Supply Voltage on Vdd Relative to Vss	-0.5	-	+6.0	V	
V <sub>IO</sub>	DC Input Voltage	Vss - 0.5	-	Vdd + 0.5	V	
$V_{IOZ}$	DC Voltage Applied to Tristate	Vss - 0.5	_	Vdd + 0.5	V	
I <sub>MIO</sub>	Maximum Current into any Input/Output Pin	-25	_	+50	mA	
I <sub>MAIO</sub>	Maximum Current into any Input/Output Pin Configured as Analog Driver	-50	-	+50	mA	
ESD	Electro Static Discharge Voltage	2000	ı	-	V	Human Body Model ESD.
LU	Latch up Current	_	_	200	mA	

#### **Operating Temperature**

**Table 8. Operating Temperature** 

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>A</sub>	Ambient Temperature	-40	_	+85	°C	
TJ	Junction Temperature	-40	_	+100	°C	The temperature rise from ambient to junction is package specific. See Thermal Impedances on page 23. The user must limit the power consumption to comply with this requirement.



#### **DC Electrical Characteristics**

#### DC Power Supply

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ . Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 9. DC Power Supply

Symbol	Description	Min	Тур	Max	Units	Notes
$V_{DD}$	Supply Voltage	4.75	_	5.25	V	
I <sub>DD</sub> (TX Mode)	Supply current (TX Mode)		30		mA	Conditions are 5.0V, T <sub>A</sub> = 25°C
I <sub>DD</sub> (RX Mode)	Supply current (RX Mode)		41		mA	Conditions are 5.0V, T <sub>A</sub> = 25°C

#### DC I/O Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \le T_{\text{A}} \le 85^{\circ}\text{C}$ . Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10. DC I/O Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull Up Resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull Down Resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High Output Level	Vdd - 1.0	_	_	V	IOH = 10 mA
V <sub>OL</sub>	Low Output Level	-	_	0.75	V	IOL = 25 mA
I <sub>OH</sub>	High Level Source Current	10	_	_	mA	VOH = Vdd-1.0V. See the limitations of the total current in the Note for VOH.
I <sub>OL</sub>	Low Level Sink Current	25	_	-	mA	VOL = 0.75V. See the limitations of the total current in the Note for VOL.
$V_{IL}$	Input Low Level	_	_	8.0	V	
V <sub>IH</sub>	Input High Level	2.1	_		V	
V <sub>H</sub>	Input Hysterisis	_	60	_	mV	
I <sub>IL</sub>	Input Leakage (Absolute Value)	_	1	_	nA	Gross tested to 1 μA.
C <sub>IN</sub>	Capacitive Load on Pins as Input	-	3.5	10	pF	Pin dependent. Temp = 25°C.
C <sub>OUT</sub>	Capacitive Load on Pins as Output	_	3.5	10	pF	Pin dependent. Temp = 25°C.

#### DC Modem Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$ . Typical parameters apply to 5V at 25°C and are for design guidance only.

**Table 11. DC Modem Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>FSK_OUTDC</sub>	FSK_OUT DC Voltage		V <sub>DD</sub> /2		V	
V <sub>FSK INDC</sub>	FSK_IN DC Voltage		V <sub>DD</sub> /2		V	

Document Number: 001-50001 Rev. \*K Page 20 of 34



### DC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \le T_{\text{A}} \le 85^{\circ}\text{C}$ . Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 12. DC I<sup>2</sup>C Specifications

Parameter	Description	Min	Тур	Max	Units	Notes
V <sub>ILI2C</sub> <sup>[3]</sup>	Input low level	_	-	0.25 × V <sub>DD</sub>	V	$4.75 \text{ V} \le \text{V}_{DD} \le 5.25 \text{ V}$
V <sub>IHI2C</sub> <sup>[3]</sup>	Input high level	0.7 × V <sub>DD</sub>	_	_	V	$4.75V \leq V_{DD} \leq 5.25 \text{ V}$

#### **AC Electrical Characteristics**

#### AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$ . Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 13. AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>32K2</sub>	External Crystal Oscillator	_	32.768	_	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
T <sub>XRST</sub>	External Reset Pulse Width	10	_	_	μS	
SR <sub>POWER_UP</sub>	Power Supply Slew Rate	-	_	250	V/ms	Vdd slew rate during power up.
T <sub>POWERUP</sub>	Time from End of POR to Readiness for PLC and I2C Communication	_	1.25	_	S	Power up from 0V.

#### AC Modem Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 14. AC Modem Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>FSK_OUTH2</sub>	FSK_OUT Second Harmonic (Fundamental = 125 mVp-p)	ı	-32	I	dB <sub>C</sub>	
V <sub>FSK_OUTH3</sub>	FSK_OUT Third Harmonic (Fundamental = 125 mVp-p)	1	9	1	dB <sub>C</sub>	
V <sub>FSK_OUTH2</sub>	FSK_OUT Second Harmonic (Fundamental = 1.55Vp-p)	-	-34	_	dB <sub>C</sub>	
V <sub>FSK_OUTH3</sub>	FSK_OUT Third Harmonic (Fundamental = 1.55Vp-p)	_	<b>–15</b>	_	dB <sub>C</sub>	
V <sub>FSK_INMAX</sub>	Maximum FSK_IN Signal	_	$V_{DD}$	_	Vp-p	

#### AC I/O Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$ . Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 15. AC I/O Specifications

Symbol	Description	Min	Тур	Max	Units <sup>[4]</sup>	Notes
TRiseS	Rise Time, Cload = 50 pF	10	27	1	ns	10% - 90%
TFallS	Fall Time, Cload = 50 pF	10	22	ı	ns	10% - 90%

#### Note

Document Number: 001-50001 Rev. \*K Page 21 of 34

<sup>3.</sup> All GPIOs meet the DC GPIO V<sub>IL</sub> and V<sub>IH</sub> specifications found in the DC GPIO specifications sections. The I<sup>2</sup>C GPIO pins also meet the mentioned specs.






Figure 11. I/O Timing Diagram

### AC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V at  $25^{\circ}\text{C}$  and are for design guidance only.

Table 16. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

Symbol	Description	Fast-	Mode	Units	Notes
Syllibol	Description	Min	Max	Units	Notes
F <sub>SCLI2C</sub>	SCL Clock Frequency	0	400	kHz	
T <sub>HDSTAI2C</sub>	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	0.6	_	μS	
T <sub>LOWI2C</sub>	LOW Period of the SCL Clock	1.3	-	μS	
T <sub>HIGHI2C</sub>	HIGH Period of the SCL Clock	0.6	_	μS	
T <sub>SUSTAI2C</sub>	Setup Time for a Repeated START Condition	0.6	_	μS	
T <sub>HDDATI2C</sub>	Data Hold Time	0	-	μS	
T <sub>SUDATI2C</sub>	Data Setup Time	100 <sup>[5]</sup>	_	ns	
T <sub>SUSTOI2C</sub>	Setup Time for STOP Condition	0.6	-	μS	
T <sub>BUFI2C</sub>	Bus Free Time Between a STOP and START Condition	500	-	μS	
T <sub>SPI2C</sub>	Pulse Width of spikes are suppressed by the input filter.	0	50	ns	




Figure 12. Definition for Timing on the I<sup>2</sup>C Bus Packaging Dimensions

#### Notes

- 4. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period)
- 5. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement t<sub>SU;DAT</sub> ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.


Document Number: 001-50001 Rev. \*K Page 22 of 34





### **Packaging Information**

This section illustrates the packaging specifications for the CY8CPLC10 PLC device, along with the thermal impedances for the package and the typical package capacitance on crystal pins.

Figure 13. 28-Pin (210-Mil) SSOP







#### **Thermal Impedances**

Table 17. Thermal Impedances per Package<sup>[7]</sup>

Package	Typical θ <sub>JA</sub> <sup>[6]</sup>	Typical θ <sub>JC</sub>
28 SSOP	94 °C/W	29 °C/W

#### **Capacitance on Crystal Pins**

Table 18. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
28 SSOP	2.8 pF

51-85079 \*D

#### **Solder Reflow Peak Temperature**

Following is the minimum solder reflow peak temperature to achieve good solderability.

Table 19. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Time at Maximum Peak Temperature
28 SSOP	260 °C	20 s

#### Notes

Document Number: 001-50001 Rev. \*K Page 23 of 34

T<sub>J</sub> = T<sub>A</sub> + POWER x θ<sub>JA</sub>
 To achieve the thermal impedance specified for the QFN package, refer to "Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages" available at http://www.amkor.com.



#### **Evaluation Tools**

#### CY3272 HV Evaluation Kit

The CY3272 kit is for evaluating, prototyping, and development with the CY8CPLC10. The I<sup>2</sup>C interface enables users to develop applications on an external micro in order to communicate over Powerline. The hardware comprises of the High Voltage coupling circuit for 110V AC to 230V AC Powerline which is compliant with the CENELEC/FCC standards. This board also has an on-board Switch Mode Power Supply. The kit comprises:

- One High Voltage (110 to 240V AC) PLC Board. User may want to purchase two CY3272 to set up a two-node PLC subsystem for evaluation and development
- CY8CPLC10-28PVXI (28SSOP)
- Software CD
- Supporting Literature

#### CY3273 LV Evaluation Kit

The CY3273 kit is for evaluating, prototyping and development with the CY8CPLC10. The I<sup>2</sup>C interface enables users to develop applications on an external micro in order to communicate over Powerline. The hardware comprises of the Low Voltage coupling circuit for 12 to 24V AC/DC Powerline. This board also has a Linear Power Supply. The kit comprises:

- One Low Voltage (12-24V AC/DC) PLC Board. User may want to purchase two CY3273 to setup a two-node PLC subsystem for evaluation and development.
- CY8CPLC10-28PVXI (28SSOP)
- Software CD
- Supporting Literature

#### CY3210-MiniProg1

The CY3210-MiniProg1 kit enables the user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC through a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 2 CY8C29466-24PXI 28-PDIP Chip Samples

- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of bread boarding space to meet all your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3214-PSoCEvalUSB

The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. Special features of the board include both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator, and plenty of bread boarding space to meet all your evaluation needs. The kit includes:

- PSoCEvalUSB Board
- LCD Module
- MIniProg Programming Unit
- Mini USB Cable
- PSoC Designer and Example Projects CD
- Getting Started Guide
- Wire Pack



### **Development Tools**

The development kits do not have on-board Powerline capability, but can be used with a PLC kit for development purposes. All development tools and development kits are sold at the Cypress Online Store.

#### CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit can be used in conjunction with the PLC kits to support in-circuit emulation. The software interface enables users to run, halt, and single step the processor and view the content of specific memory locations. PSoC Designer also supports the advanced emulation features. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66 Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466-24PXI 28-PDIP Chip Samples

#### **Device Programmers**

All device programmers are purchased from the Cypress Online Store.

CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- 3 Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3207 ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production programming environment.

Note that CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable




## **Ordering Information**

The following table lists the CY8CPLC10 PLC device's key package features and ordering codes.

Table 20. CY8CPLC10 PLC Device Key Features and Ordering Information

Package	Ordering Code	Temperature Range	
28-Pin (210 Mil) SSOP	CY8CPLC10-28PVXI	–40 °C to +85 °C	
28-Pin (210 Mil) SSOP (Tape and Reel)	CY8CPLC10-28PVXIT	–40 °C to +85 °C	

### **Ordering Code Definitions**





### Acronyms

#### **Acronyms Used**

Table 21 lists the acronyms that are used in this document.

Table 21. Acronyms Used in this Datasheet

Acronym	Description	Acronym	Description	
AC	alternating current	LED	light-emitting diode	
BIU	band-in-use	LPF	low pass filter	
CMOS	complementary metal oxide semiconductor	MIPS	million instructions per second	
CRC	cyclic redundancy check	printed circuit board		
CSMA	carrier sense multiple access	PDIP	plastic dual-in-line package	
DC	direct current	PLC	powerline communication	
EEPROM	electrically erasable programmable read-only memory	PLL	phase-locked loop	
FSK	frequency-shift keying	PLT	powerline transceiver	
GPIO	general-purpose I/O	POR	POR power on reset	
I/O	input/output	PSoC®	Programmable System-on-Chip	
ICE	in-circuit emulator	QFN	quad flat no leads	
ISSP	in-system serial programming	SSOP	shrink small-outline package	
LCD	liquid crystal display	universal serial bus		

#### **Reference Documents**

Designing an External Host Application for Cypress's Powerline Communication IC CY8CPLC10 – AN52478 (001-52478)

Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages – available at http://www.amkor.com.

#### **Document Conventions**

#### **Units of Measure**

Table 22 lists the unit sof measures.

Table 22. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	mm	millimeter
kHz	kilohertz		millisecond
kΩ	kilohm	mV	millivolts
MHz	megahertz	nA	nanoampere
μΑ	microampere	ns	nanosecond
μF	microfarad	pF	picofarad
μs	microsecond	V	volts
μVrms	microvolts root-mean-square	W	watt

#### **Numeric Conventions**

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimals.

Document Number: 001-50001 Rev. \*K Page 27 of 34



### **Glossary**

active high

- 1. A logic signal having its asserted state as the logic 1 state.
- 2. A logic signal having the logic 1 state as the higher voltage of the two states.

analog blocks

The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.

analog-to-digital (ADC)

A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog (DAC) converter performs the reverse operation.

Application programming interface (API)

A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.

asynchronous

A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.

bandgap reference A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.

bandwidth

- 1. The frequency range of a message or information processing system measured in hertz.
- 2. The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.

bias

- 1. A systematic deviation of a value from a reference value.
- 2. The amount by which the average of a set of values departs from a reference value.
- The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.

block

- 1. A functional unit that performs a single function, such as an oscillator.
- A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.

buffer

- A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for IO operations, into which data is read, or from which data is written.
- 2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.
- 3. An amplifier used to lower the output impedance of a system.

bus

- 1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.
- 2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].
- 3. One or more conductors that serve as a common connection for a group of related devices.

clock

The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.

comparator

An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.



compiler A program that translates a high level language, such as C, into machine language.

configuration space

In PSoC devices, the register space accessed when the XIO bit, in the CPU F register, is set to

crystal oscillator An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric

crystal is less sensitive to ambient temperature than other circuit components.

check (CRC)

cyclic redundancy A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as

data compression.

A bi-directional set of signals used by a computer to convey information from a memory location data bus

to the central processing unit and vice versa. More generally, a set of signals used to convey

data between digital functions.

A hardware and software system that allows you to analyze the operation of the system debugger

under development. A debugger usually allows the developer to step through the firmware one

step at a time, set break points, and analyze memory.

A period of time when neither of two or more signals are in their active state or in transition. dead band

digital blocks The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC

generator, pseudo-random number generator, or SPI.

digital-to-analog

(DAC)

A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-

to-digital (ADC) converter performs the reverse operation.

duty cycle The relationship of a clock period high time to its low time, expressed as a percent.

Duplicates (provides an emulation of) the functions of one system with a different system, so that emulator

the second system appears to behave like the first system.

**External Reset** 

(XRES)

An active high signal that is driven into the PSoC device. It causes all operation of the CPU and

blocks to stop and return to a pre-defined state.

Flash An electrically programmable and erasable, non-volatile technology that provides you the

programmability and data storage of EPROMs, plus in-system erasability. Non-volatile means

that the data is retained when power is OFF.

Flash block The smallest amount of Flash ROM space that may be programmed at one time and the smallest

amount of Flash space that may be protected. A Flash block holds 64 bytes.

frequency The number of cycles or events per unit of time, for a periodic function.

The ratio of output current, voltage, or power to input current, voltage, or power, respectively. gain

Gain is usually expressed in dB.

I<sup>2</sup>C A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). I2C is an

Inter-Integrated Circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at +5V and pulled high with resistors. The bus operates at 100

kbits/second in standard mode and 400 kbits/second in fast mode.



The in-circuit emulator that allows you to test the project in a hardware environment, while

viewing the debugging device activity in a software environment (PSoC Designer).

input/output (I/O) A device that introduces data into or extracts data from a system.

interrupt A suspension of a process, such as the execution of a computer program, caused by an event

external to that process, and performed in such a way that the process can be resumed.

interrupt service routine (ISR)

jitter

A block of code that normal code execution is diverted to when the M8C receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in

the program where it left normal program execution.

 A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.

2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.

low-voltage detect A circuit that senses  $V_{DD}$  and provides an interrupt to the system when  $V_{DD}$  falls lower than a selected threshold. (LVD)

M8C An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside

a PSoC by interfacing to the Flash, SRAM, and register space.

master device A device that controls the timing for data exchanges between two devices. Or when devices are

cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the

slave device.

microcontroller An integrated circuit chip that is designed primarily for control systems and products. In addition

to a CPU, a microcontroller typically includes memory, timing circuits, and IO circuitry. The reason

for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of

achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for general-purpose computation as is a

microprocessor.

mixed-signal The reference to a circuit containing both analog and digital techniques and components.

modulator A device that imposes a signal on a carrier.

noise 1. A disturbance that affects a signal and that may distort the information carried by the signal.

2. The random variations of one or more characteristics of any entity such as voltage, current, or data.

oscillator A circuit that may be crystal controlled and is used to generate a clock frequency.

parity A technique for testing transmitting data. Typically, a binary digit is added to the data to make the

sum of all the digits of the binary data either always even (even parity) or always odd (odd parity).

Phase-locked A loop (PLL) to

An electronic circuit that controls an **oscillator** so that it maintains a constant phase angle relative to a reference signal.

pinouts The pin number assignment: the relation between the logical inputs and outputs of the PSoC

device and their physical counterparts in the printed circuit board (PCB) package. Pinouts

involve pin numbers as a link between schematic and PCB design (both being computer generated

files) and may also involve pin names.

Document Number: 001-50001 Rev. \*K

[+] Feedback



port A group of pins, usually eight.

Power on reset

(POR)

A circuit that forces the PSoC device to reset when the voltage is lower than a pre-set level. This is a type of

hardware reset.

PSoC® Cypress Semiconductor's PSoC® is a registered trademark and Programmable System-on-

Chip™ is a trademark of Cypress.

PSoC Designer™ The software for Cypress' Programmable System-on-Chip technology.

pulse width modulator (PWM)

An output in the form of duty cycle which varies as a function of the applied measurand

RAM An acronym for random access memory. A data-storage device from which data can be read out

and new data can be written in.

register A storage device with a specific capacity, such as a bit or byte.

A means of bringing a system back to a know state. See hardware reset and software reset. reset

**ROM** An acronym for read only memory. A data-storage device from which data can be read out, but

new data cannot be written in.

serial 1. Pertaining to a process in which all events occur one after the other.

2. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or

channel.

settling time The time it takes for an output signal or value to stabilize after the input has changed from one

value to another.

A memory storage device that sequentially shifts a word either left or right to output a stream of shift register

serial data.

slave device A device that allows another device to control the timing for data exchanges between two

> devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external

interface. The controlling device is called the master device.

**SRAM** An acronym for static random access memory. A memory device where you can store and

retrieve data at a high rate of speed. The term static is used because, after a value is loaded into an SRAM cell,

it remains unchanged until it is explicitly altered or until power is removed from the device.

SROM An acronym for supervisory read only memory. The SROM holds code that is used to boot the

device, calibrate circuitry, and perform Flash operations. The functions of the SROM may be

accessed in normal user code, operating from Flash.

stop bit A signal following a character or block that prepares the receiving device to receive the next

character or block.

synchronous 1. A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.

2. A system whose operation is synchronized by a clock signal.



tri-state A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does

not drive any value in the Z state and, in many respects, may be considered to be disconnected

from the rest of the circuit, allowing another output to drive the same net.

UART A UART or universal asynchronous receiver-transmitter translates between parallel bits of data

and serial bits.

user modules Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and

configuring the lower level Analog and Digital PSoC Blocks. User Modules also provide high

level API (Application Programming Interface) for the peripheral function.

user space The bank 0 space of the register map. The registers in this bank are more likely to be modified

during normal program execution and not just during initialization. Registers in bank 1 are most

likely to be modified only during the initialization phase of the program.

V<sub>DD</sub> A name for a power net meaning "voltage drain." The most positive power supply signal. Usually

5 V or 3.3 V.

V<sub>SS</sub> A name for a power net meaning "voltage source." The most negative power supply signal.

watchdog timer A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified

period of time.



# **Document History Page**

	Document Title: CY8CPLC10 Powerline Communication Solution Document Number: 001-50001				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	2606671	GHH/PYRS	11/13/08	New Datasheet	
*A	2662761	GHH/AESA	02/20/09	Added: - Configurable Baud Rates and FSK Frequencies - Configurable RX Gain	
*B	2748542	GHH/PYRS	08/05/2009	Converted from Preliminary to Final Modified: - Memory Map Structure (Added TX_Gain Register) - Pinout (Added option for external clocking: EXTCLK)	
*C	2752799	GHH	08/17/2009	Posting to external web.	
*D	2754780	GHH/PYRS	08/21/2009	Added - Optional external clock oscillator - Suppy current for TX and RX modes Removed - Noise strength from Memory map in Table3	
*E	2759000	GHH	09/02/2009	Modified - DC Power Supply Specifications Added - DC Modem Specifications - AC Modem Specifications Updated Figures 5, 6, 7, 8, and 9.	
*F	2761019	GNKK	09/08/2009	Corrected revision in Page 1	
*G	2778970	FRE	10/05/2009	Updated Figure 1 and Table 6 to state the requirement to use the external crystal for protocol timing Table 6 and Figure 10: Changed pin 9 from NC to RSVD Fixed minor typos	
*H	2846686	FRE	01/12/2010	Add Table of Contents.  Update copyright and Sales URLs.  Update 28-Pin SSOP package diagram.  Update DC GPIO and AC Chip-Level Specifications as follows:  Replace T <sub>RAMP</sub> (time) with SR <sub>POWER_UP</sub> (slew rate).  Replace T <sub>OS</sub> and T <sub>OSACC</sub> with T <sub>POWERUP</sub> .  Add I <sub>OH</sub> and I <sub>OL</sub> .	
*	2903114	NJF	04/01/2010	Updated Cypress website links Added T <sub>BAKETEMP</sub> and T <sub>BAKETIME</sub> parameters Updated package diagram	
*J	2938300	CGX	05/27/10	Minor ECN to post to external website	
*K	3114960	NJF	12/19/10	Added DC I <sup>2</sup> C Specifications table. Updated Units of Measure, Acronyms, Glossary, and References sections. Updated solder reflow specifications. No specific changes was made to I <sup>2</sup> C Timing Diagram. It was updated for cleare understanding. Removed footnote reference for "Solder Reflow Peak Temperature" table. Changed the $T_{BUFI2C}$ parameter minimum from 1.3 to 500 $\mu$ s Added a typical $\theta_{JC}$ parameter to the Thermal Impedances table	



### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image

PSoC cypress.com/go/psoc

Touch Sensing cypress.com/go/touch

USB Controllers cypress.com/go/USB

Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2008-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-50001 Rev. \*K Revised January 6, 2011 Page 34 of 34

PSoC Designer™ and EZ-Color™ are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corporation.

Purchase of I<sup>2</sup>C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors.